

Case Docket No.-IMEC92.001DV1

Date: September 3, 2004

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s)

Brockmeyer, et al.

Appl. No.

10/766,159

Filed

Janaury 27, 2004

For

OPTIMIZED DATA

TRANSFER AND STORAGE ARCHITECTURE FOR MPEG-4 MOTION ESTIMATION ON MULTI-MEDIA PROCESSORS

Examiner

Jose L. Couso

Group Art Unit:

2621

I hereby certify that this correspondence and all marked attachments are being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on

September 3, 2004

Eric M. Nelson, Reg. No. 43,829

## TRANSMITTAL LETTER

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Enclosed for filing in the above-identified application are:

- (X) An Information Disclosure Statement.
- (X) A PTO Form 1449 with twenty-eight (28) references.
- (X) The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Account No. 11-1410.
- (X) Return prepaid postcard.

Éric M. Nelson

Registration No. 43,829 Attorney of Record Customer No. 20,995

(619) 235-8550

Oocket No.: IMEC92.001DV1

SEP 0 7 2004

## INFORMATION DISCLOSURE STATEMENT

ANE Applicant

Brockmeyer, et al.

App. No.

10/766,159

Filed

January 27, 2004

For

OPTIMIZED DATA TRANSFER AND STORAGE ARCHITECTURE FOR MPEG-4 MOTION ESTIMATION ON

**MULTI-MEDIA PROCESSORS** 

Examiner

Couso, Jose L.

Group Art Unit

2621

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Enclosed is form PTO-1449 listing 28 references that are also enclosed.

This Information Disclosure Statement is being filed before the receipt of a first Office Action on the merits, and presumably no fee is required in accordance with 37 C.F.R. § 1.97(b)(3). If a first Office Action on the merits was mailed before the mailing date of this Statement, the Commissioner is authorized to charge the fee set forth in 37 C.F.R. § 1.17(p) to Deposit Account No. 11-1410.

Respectfully submitted,

KNOBBE, MARTENS, OLSON & BEAR, LLP

Eric M. Nelson

Registration No. 43,829

Attorney of Record

Customer No. 20,995

(619) 235-8550

S:\DOCS\EMN\EMN-5148.DOC:sad 090204

	100	
	FORMATO-1449	U.S. DEPARTMENT OF CO PATENT AND TRADEMAR
Bi		N DISCLOSURE STATEMENT BY APPLICANT
E S	USE SEVER	AL SHEETS IF NECESSARY)

DEPARTMENT OF COMMERCE	ATTY, DOCKET NO.
ENT AND TRADEMARK OFFICE	

APPLICATION NO. 10/766,159

APPLICANT Brockmeyer, et al.

FILING DATE January 27, 2004 GROUP Unknown

	U.S. PATENT DOCUMENTS						
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
	1.	5,978,509	11/02/99	Nachtergaele et al.			

EXAMINER INITIAL		OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)			
	Agarwal, R. et al., Coding of moving pictures and audio, N1693 "International organization for standardization, ISO/IEC/JTC1/SC29WG11," April 1997.				
		Amarasinghe, S. et al., "The SUIF compiler for scalable parallel machines," in <i>Proc. of the 7th SIAM Conf. on Parallel Proc. for Scientific Computing</i> , 1995.			
		Bacon, D.F. et al., "Compiler transformations for high-performance computing," Computer Science Division, University of California, Berkeley, California, 1994.			
		Brodersen, R.W., "The Network Computer and its Future," <i>Proc. IEEE Int. Solid-State Circ. Conf.</i> , San Francisco CA, pp.32-36, Feb. 1997.			
	6	Catthoor, F. "Energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions," <i>Proceedings of DATE'98</i> , Feb.23-25 1998.			
	7	Chandrakasan, A. et al., "Data driven signal processing: an approach for energy efficient computing," <i>Proc. IEEE Intnl. Symp. on Low Power Design, Monterey CA, pp.347-352, Aug. 1996.</i>			
	8	Chatterjee, P. (President Personal Productivity Products, Texas Instruments), "Gigachips: deliver affordable digital multi-media for work and play via broadband network and set-top box," Plenary paper in <i>Proc. IEEE Int. Solid-State Circ. Conf.</i> , San Francisco CA, pp.26-30, Feb. 1995.			
	9	Danckaert, K. et al., "System level memory optimization for hardware-software co-design," Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, Braunschweig. Germany, pp.55-59, March 1997.			
	10	De Greef, E. et al., "Memory organization for video algorithms on programmable signal processors," <i>Proc. IEEE Int. Conf. on Computer Design, Austin TX, pp.552-557, Oct. 1995.</i>			
	11	Evans, R.J. et al., "Energy consumption modeling and optimization for SRAMs," <i>IEEE journal of solid state circuits</i> , vol 30, no 5, May 1995.			
	12	Gannon, D., "Strategies for cache and local memory management by global program transformation," Journal of parallel and distributed computing 5, Academic press, pp.587-616, 1988.			
	13	Itoh, K. et al., "Trends in low-power RAM circuit technologies," special issue on "Low power design" of the <i>Proceedings</i> of the IEEE, Vol. 83, No. 4, pp.524-543, April 1995.			
	14	Kolson, D. et al., "Minimization of memory traffic in high-level synthesis," <i>Proc. 31st ACM/IEEE Design Automation Conf.</i> , San Diego CA, pp.149-154, June 1994.			
	15	Lippens, P. et al., Allocation of multiport memories for hierarchical data streams," <i>Proc. IEEE Int. Conf. Comp. Aided Design</i> , Santa Clara CA, Nov. 1993.			
	16	Meng, T.H. et al., "Portable video-on-demand in wireless communication," special issue on "Low power electronics" of the <i>Proceedings of the IEEE</i> , Vol.83, No.4, pp.659-680, April 1995.			
	17	Moolenaar, D. et al., "System-level power exploration for MPEG-2 decoder on embedded cores : a systematic approach," Proc. IEEE Wsh. on Signal Processing Systems (SIPS), Leicester, UK, Nov. 1997.			
	18	Nachtergaele, L. et al., "Low power data transfer and storage exploration for H.263 video decoder system," accepted for special issue on <i>Very low-bit rate video coding</i> (eds. Argy Krikelis et al.) of <i>IEEE Journal on Selected Areas in Communications</i> , Vol.16, No.2, Feb. 1998.			

EXAMINER	₹
----------	---

DATE CONSIDERED

~	_		•	~	
SH	E	E i	2	O	- 2

/	TPE		SHEET 2 OF
	FORM 100-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY, DOCKET NO. IMEC92.001DV1	APPLICATION NO. 10/766,159
EEV 27	INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APPLICANT Brockmeyer, et al.	
	· (USE SEVERAL SHEETS IF NECESSARY)	FILING DATE January 27, 2004	GROUP Unknown

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)					
	19 Nachtergaele, L. et al., "Optimisation of memory organisation and hierarchy for decreased size and power in image processing systems," <i>Proc. Intnl. Workshop on Memory Technology, Design and Testing</i> , San Jose 6 87, Aug. 1995.					
	20	Nachtergaele, L. et al., "System-level power optimization of video codecs on embedded cores: a systematic approach," accepted for special issue on <i>Future directions in the design and implementation of DSP systems</i> (eds. Wayne Burleson et al.) of <i>Journal of VLSI Signal Processing</i> , No., Kluwer, Boston, pp., Feb. 1998.				
i	21	Rabaey, J., "System-level power estimation and optimization - challenges and perspectives," <i>Proc. IEEE Intnl. Symp. on Low Power Design</i> , Monterey CA, pp.158-160, Aug. 1997.				
	22	Seki, T. et al., "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier," IEEE J. of Solid-state Circuits, Vol.SC-28, No.4, pp.478-488, Apr. 1993.				
	23	Slavenburt, G. et al., "TriMedia, TM1000 Preliminary Data Book," Philips electronics North America Corporation, TriMedia product group, 811 E. Arques Avenue, Sunnyvale CA, 1997.				
	24	Slock, P. et al., "Fast and extensive system-level memory exploration for ATM applications," <i>Proc. 10th ACM/IEEE Intnl. Symp. on System-Level Synthesis</i> , Antwerp, Belgium, pp.74-81, Sep. 1997.				
-		Tiwari, V. et al., "Power analysis of embedded software: a first step towards software power minimization," <i>Proc. IEEE Int. Conf. Comp. Aided Design</i> , Santa Clara CA, pp.384-390, Nov. 1994, Also in <i>IEEE Trans. on VLSI Systems</i> , Vol.2, No.4, pp.437-445, Dec. 1994.				
	26	van Swaaij, M. et al., "Modelling data and control flow for high-level memory management," Proc. 3rd ACM/IEEE Europ, Design Automation Conf., Brussels, Belgium, pp.8-13, March 1992.				
	27	Verbauwhede, I. et al., "Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips," <i>Proc. VLSI'89, Int. Conf. on VLSI</i> , Munich, Germany, pp.209-218, Aug. 1989.				
	28	Wolf, M. et al., "A loop transformation theory and an algorithm to maximize parallelism," IEEE Trans. on Parallel and Distributed Systems, Vol.2, No.4, pp.452-471, Oct. 1991.				

S:\DOCS\EMN\EMN-5149.DOC:sad 090304

EXAMINER

DATE CONSIDERED